



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
 United States Patent and Trademark Office
 Address: COMMISSIONER FOR PATENTS
 P.O. Box 1450
 Alexandria, Virginia 22313-1450
www.uspto.gov

BIBDATASHEET

CONFIRMATION NO. 2066

Bib Data Sheet

| | | | | |
|-----------------------------|-----------------------------------|--------------|------------------------|-----------------------------------|
| SERIAL NUMBER 10/708,067 | FILING DATE 02/06/2004 RULE | CLASS 438 | GROUP ART UNIT 2818 | ATTORNEY DOCKET NO. 020334A |
|-----------------------------|-----------------------------------|--------------|------------------------|-----------------------------------|

APPLICANTS

Kazuo TESHIROGI, Kawasaki, JAPAN;

Yuzo SHIMOBEPPI, Kawasaki, JAPAN;

Kazuhiro YOSHIMOTO, Kawasaki, JAPAN; Mitsuhsia WATANABE, Kawasaki, JAPAN;

Yoshiaki SHINJO, Kawasaki, JAPAN;

Eiji YOSHIDA, Kawasaki, JAPAN;

Noboru HAYASAKA, Kawasaki, JAPAN;

** CONTINUING DATA ***

This application is a DIV of 10/101,169 03/20/2002 PAT 6,750,074

** FOREIGN APPLICATIONS ***

JAPAN 2001-322811 10/19/2001

IF REQUIRED, FOREIGN FILING LICENSE GRANTED

** 05/12/2004

| Foreign Priority claimed | <input checked="" type="checkbox"/> yes <input type="checkbox"/> no | STATE OR COUNTRY JAPAN | SHEETS DRAWING 17 | TOTAL CLAIMS 6 | INDEPENDENT CLAIMS 4 |
|---------------------------------|--|----------------------------------|-------------------------|----------------------|----------------------------|
| 35 USC 119 (a-d) conditions met | <input checked="" type="checkbox"/> yes <input type="checkbox"/> no <input type="checkbox"/> Met after Allowance | | | | |
| Verified and Acknowledged | <i>[Signature]</i> <i>TL</i> | Examiner's Signature Initials | | | |

ADDRESS

23850
 ARMSTRONG, KRATZ, QUINTOS, HANSON & BROOKS, LLP
 1725 K STREET, NW
 SUITE 1000
 WASHINGTON , DC
 20006

TITLE

Method of Manufacturing a Semiconductor Device and a Method for Fixing the Semiconductor Device Using Substrate Jig